

[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#) ▼

[Web History](#) | [Search settings](#) | [Sign in](#)


[Improve this page](#)

About 220,000 results (0.41 seconds)

[Advanced search](#)

Everything

[Images](#)
[Videos](#)
[Books](#)
[More](#)
[Arlington, VA](#)
[Change location](#)
[Show search tools](#)

► [Routing Table Partitioning for Speedy Packet Lookups in Scalable ...](#)

[by NF Tzeng - 2006 - Cited by 8 - Related articles](#)

Routing Table Partitioning for Speedy Packet Lookups in Scalable Routers. Full text, Publisher Site, Source, IEEE Transactions on Parallel and Distributed ...
portal.acm.org/citation.cfm?id=1130688

[CiteSeerX — Routing Table Partitioning for Speedy Packet Lookups ...](#)

[by N Tzeng - Cited by 8 - Related articles](#)

The BGP **routing table** under SPAL is fragmented into subsets which constitute ... 4, Cache Memory Design for Internet **Processors** – Chiueh, Pradhan - 2000 ...
cite.seerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.7.1.8046
- Cached

[Routing Table Partitioning for Speedy Packet Lookups in - The IEEE ...](#)

[by NF Tzeng - 2006 - Cited by 8 - Related articles](#)

Nian-Feng Tzeng, "Routing Table Partitioning for Speedy Packet Lookups in Scalable ... "Cache Memory Design for Internet **Processors**," IEEE Micro, vol. ...
www.computer.org/portals/webtrac/display/10.1109/TPDS.2006.65
- Cached

[Processor ID \(PID\) Assignment](#)

The PID is primarily used by the routing algorithm firmware to identify CPUs and define **routing tables**, as described in the topic Routing. ... A user may consider that this **partition** contains nine **processors** and wonder why some of them ...
www.compar.com/~partitions/~processor_id_(pid)_assignment.htm - Cached - Similar

[chwpwr Command](#)

You can use the -i flag, for example, to restore the **routing table** after a the number of **processor** shares that are available to the workload **partition**. ...
public.boulder.ibm.com/infocenter/tarbx/v1r1/_chwpwr.htm - Cached - Similar

[poc]

[HORUS: Large Scale SMP Using AMD Opteron Processors](#)

[File Format: Microsoft Word - View as HTML](#)

Apr 24, 2005 ... The HORUS chip enables building large-scale, **partitionable**, distributed, ... Each **processor** has address mapping tables and **routing tables**. ...
download.microsoft.com/download/5/d/6/5d6a22b.../large-scale-smp.doc

[Routing Table Partitioning for Speedy Packet Lookups in Scalable ...](#)

[by NF Tzeng - 2006 - Cited by 8 - Related articles](#)

A network **processor** equipped with hardware caches for capturing table lookup An extra advantage resulting from **routing table partitioning** is that the ...
doi.ieeecomputersociety.org/10.1109/TPDS.2006.65

Cisco IOS Release 12.0 Configuration
Fundamentals Configuration ...

Primary, main, or **processor** memory, which is reserved for the CPU to execute ... If you want to **partition** Flash memory, you must use a relocatable image. and enough main system RAM to hold the **routing tables** and data structures. ...

www.cisco.com/en/US/docs/ios/12_0/_/memory.html -
Cached · Similar

LNCS 3320 - An In-Order SMT Architecture with
Static Resource ...

by B Moon · 2005 · Cited by 2 · Related articles:
resource **partitioning** on SMT **processors**. However, their work uses high-cost out- ... This routing program uses a **routing table** in which the ...

www.springerlink.com/index/vkuknu2f00rwxr9.pdf

Proceedings of the Thirtieth International
Conference on Very ... - Google Books Result

Mario A. Nascimento · 2004 · Computers · 1365 pages
... **Processor** Query plane i query plan update i **routing table** update ... packet: XML Messages Query packets Control packet t random **partitioning** of queries, ...
books.google.com/books?isbn=0129864860...

1 2 3 4 5 6 7 8 9 10

Next

Search Help Give us feedback

Google Home Advertising Programs Business Solutions Privacy About Google